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Abstract— The successful penetration of Electric Vehicles 
(EVs) into the global automotive markets requires the 
developments of cost effective, high performance and high 
integration power electronic systems. The present work is 
concerned with the structural integration of power electronic 
converters to meet targets for increased power density, improved 
electrical performance and reduced cost without compromising 
thermal performance or reliability for EV applications. In 
particular, a SiC power module to integrate multiple functional 
elements, i.e. semiconductor devices, DC-link capacitors, output 
filters, current sensing, and gate driver within a single enclosure 
sharing a common cooling circuit has been designed and 
fabricated. Electrical test results showed very smooth waveforms 
of the outputs, verifying the high frequency switching capacity of 
the fabricated power module. 
Keywords— Integrated Power Module; Power Electronics; half-
bridge; SiC devices, output filter, Power Electronic Packaging, direct 
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I.  INTRODUCTION 
It is envisaged that over the coming decades, Electric 
Vehicles (EVs) is one or more variant forms which will achieve 
substantial penetration into the global automotive markets, 
particularly for cars and vans. The most significant barrier 
impeding the commercialization of EVs is currently the cost. In 
addition, high power density and low system weight are 
additional requirements for power systems implemented into 
mobile equipment. 
A typical power converter consists of semiconductor power 
modules, a physically separate DC-link, a separate input and/or 
output filter, EMI filters, gate drivers, controllers and sensors. 
Traditionally, each of these entities is designed separately, 
cooled separately and has its own operational requirements. 
Such an approach is restrictive: it overlooks the strong 
interactions between the elements, for example in realizing a 
converter-wide thermal and electromagnetic design, and cannot 
take advantage of potential performance gains and space saving 
from physical integration at “die” level. Furthermore, the 
interconnection of physically large discrete components makes 
it difficult to reduce parasitic inductances to an acceptably low 
level and leads to concentrated thermal sources that are difficult 
to cool effectively. 
SiC power devices can be switched at much high frequency 
than Si counterparts. If they are integrated into power module 
using the conventional packaging structure, it would lead to 
dramatically high overshoots during the turn-off/turn-on stages 
due to parasitic inductance induced by such structure. Therefore, 
to achieve their full performance with regard to low switching 
losses and low conduction losses, they can only be used if the 
module layout is designed with low parasitic inductances and 
low thermal impedance [1]. 
Through addressing the challenges described above, a new 
solution has been presented by the authors [2] for the structural 
integration of power electronic converters to meet targets for 
increased power density, improved electrical performance and 
reduced cost without compromising thermal performance or 
reliability. The aim is to integrate multiple functional elements, 
i.e. semiconductor devices, DC-link capacitors, output filters, 
current sensing, and gate driver within a single enclosure sharing 
a common cooling circuit. The highly integrated matrix 
converter package has been reported based on three Single Basic 
Power Cell (SBPC) unit with an input filtering component 
enclosed in an integrated direct-substrate jet impingement 
cooling system that cools the whole system, the power switches 
and the integrated inductors [2]. The work presented in this 
paper focuses more on the design, fabrication and 
characterization of the Single Basic Power Cell (SBPC) unit. 
II. SINGLE BASIC POWER CELL DESIGN 
The design presented in this paper consists of a basic 
topology circuit. This circuit consists of two level leg or so-
called “half H-bridge” configurations using wide bandgap 
switching devices on each switch position. It will be referred to 
as Standard Basic Power Cell (SBPC) throughout this paper. 
This SBPC is formed using two switches and two diodes. It also 
includes multiple functional elements with an integrated 
inductor, on the output side that allows first high current density 
capability [3], and provide internal filtering configurations at 
source to achieve a clean, overshoot free commutation. Fig. 1 
show the electrical circuit and a cross-sectional schematic of the 
proposed SBPC unit. 
The designed SBPC unit consists of the following 
components: 
 Single Direct Bonded Copper (DBC) substrate custom-
designed to accommodate the passive and active 
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components. It consists of 0.2mm-thick copper (Cu) on 
each side of the ceramic and 1mm-thick aluminum 
nitride (AlN) because of its high thermal conductivity 
compared to other ceramics [4] 
 Each switch position of the half H-bridge include four 
1.2kV SiC JFETs which are normally-on devices [5] and 
four SiC P-MOSFETs (recommended as a direct drive of 
the JFETs [6]). It should be noted that SiC MOSFETs 
and GaN device can be also used in this packaging 
concept. 
 Flex PCB to connect all the power switches together, to 
replace the Al wiredbonds as in a conventional power 
package 
 Each SiC JFET switch pair in the designed half H-bridge 
has its own set of decoupling capacitors placed directly 
above it on the flex PCB, very close to the commutation 
loop, to reduce any parasitic inductance 
 DC-link capacitors that are populated on a separate PCB 
and is very close to the commutation loop 
 Integrated current sensing at mid-point level 
 NTC thermistor to measure the temperature on the DBC 
substrate 
 Integrated inductors on the output side that allows first 
high current density capability [3], and provide internal 
filtering configurations to achieve a clean, overshoot free 
commutation. These inductors are machined from a Cu 
bulk to create the desired winding shape, and bonded on 
the DBC substrate where they are cooled using a shared 
cooling system 
 Custom-designed gate driver placed on top of the 
assembly 
 Pin terminals for the interconnection to provide a lower 
parasitic inductance than the busbars 
 Integrated cooler that allows direct cooling on the 
backside of the DBC substrate, with two configurations: 
jet impingement cells [7] to cool down each power 
switch, and turbulent structure cells to cool down the 
integrated inductors. The parts of this special enclosure 
and coolant manifold were made of plastic and 
manufactured by employing additive manufacture (three 
dimensional, 3-D printing) technology. The manifold 
was designed to provide the liquid passageways for 
coolant passing through mainly by the jet impingement 
areas, and then the turbulent structure cells. 
The advantages of such a package is to significantly reduce 
electromagnetic emissions compared to the individual elements, 
volume and weight saving through a shared enclosure and 
cooling. The three phase converter with the three SBPC and the 
input filtering components and the shared integrated cooling 
system are shown in [2]. This paper focuses more on the 
fabrication of the SBPC unit. 
III. FABRICATION OF THE SBPC UNIT 
A. Assembly process 
Silver (Ag) sintering was chosen for the topside die 
interconnects because it has higher thermal conductivity and 
improved reliability than solder [8]. Furthermore, since the 
melting temperature after sintering (960 °C) is higher than the 
sintering temperature (≤ 260 °C), multiple assembling processes 
can be done without affecting the previously-sintered joints. The 
inductors, the NTC thermistor, the current sensor, the P-
MOSFETs and the pin terminals are bonded onto the DBC 
substrate using soldering alloy. 
The Al top metal of the as-received 1.2kV SiC JFETs was 
first coated with Ti and Au, using e-beam evaporation through a 
shadow mask, to provide a suitable surface for sintering. The die 
attach to the DBC substrate was accomplished with higher 
melting point solder alloy. The assembling process for 
constructing the designed SBPC unit module is described as 
follows: 
1) Stencil print pressure-assisted nano-silver paste on the 
flex PCB 
2) Dry the paste in the oven @130ºC for 30min 
3) Sinter the topside of the SiC JFETs, on the flex PCB 
using a die bonder for accurate positioning and for sintering. 
 
Fig. 1. (a) Single Basic Power Cell (SBPC) circuit and (b) a cross-sectional schematic of the SBPC design placed on direct water cooling system 
 
The sintering process was performed at 250ºC, 10MPa for 
2min. 
4) Bond the bottom side of the SiC JFETs which are already 
sintered on the flex, to a DBC substrate using solder alloy 
(SnAgCu) with higher metling point  
5) Bond SiC P-MOSFETs, the inductors, the NTC 
thermistors, the current sensor, the input/output pin terminals 
on the DBC substrate using solder alloy (Sn37Pb) with lower 
melting point. Fig. 2a shows the SBPC package at this stage. 
6) At the same time, all the DC-link capacitors are soldered 
on a separate PCB. The decoupling capacitors are manually 
soldered on its corresponding position on the Flex PCB 
7) Insert the core material between the windings of the 
inductors 
8) Mount the DC-link capacitors and the gate driver on the 
topside as shown in Fig.2b. 
B. X-ray imaging 
The bonding position of each SiC JFET was examined non-
destructively using X-ray system. This was carried out on a Zeiss 
Xradia Versa-XRM500 CT system. X-ray projection images 
 
Fig. 2. (a) Photo showing the Flex PCB, the P-MOSFETs, the Pin terminal, the NTC thermistor, the current sensing and the inducotrs assembled on the DBC 
substrate and (b) the fully assembled SBPC unit 
 
Fig. 3. X-ray projection image showing one SiC JFET (dashed line in 
black) sintered on the flex PCB. The silver areas at the gate and the 
source pad are shown in yellow. 
were performed for all the devices once sintered on the flex 
PCB. Fig. 3 shows the projection image of one sintered SiC 
JFET showing the Ag areas at the gate and the source pad with 
spatial resolution of ~3.8 µm. This shows an accurate 
positioning with no large voids in the bond line of the topside 
attachment. The Ag paste are confined in its specific area and 
there is no short-circuit between the gate and source pad. It 
should be noted that the circular dots that appears in Fig. 3 
represents the vias within the flex PCB. 
IV. ELECTRICAL EVALUATION 
After the assembling process, the constructed SBPC module 
was tested to illustrate the electrical performance. Fig. 4 shows 
the electrical circuit and the corresponding measured waveforms 
of the SBPC at a switching frequency of 143 kHz. The 
experimental parameters used for the electrical test are listed in 
Error! Reference source not found.. The SBPC unit was tested 
in a DC-DC mode where the nominal DC-link input voltage of 
190V (illustrated in blue in Fig4b) with an output voltage of 
~48V (illustrated in green in Fig4b). 
The voltage waveform at the mid-point of the half-bridge 
modules and the measured output current are illustrated in Fig4c 
in black and red, respectively. It should be noted that test is 
performed with an open loop fixed 29% duty cycle, hence the 
poor regulation on the output voltage (Vout). Note probe induced 
noise is present on the output current (Iout) waveforms are shown 
in Fig4c and has been filtered for display purposes.  
One can see the clean switching edges across VDS, with no 
discernible overshoot and minimal ringing, highlighting the 
effective integration of the input capacitors and creation of the 
low inductance commutation loop. The power level tested 
(about 1.5kW) is lower than the rated power because the 
objective of this work is to verify the high switching capability 
of the SBPC unit. 
 
 
Fig. 4. (a) Electrical circuit and (b) &(c) the corresponding measured waveforms of the designed module at a switching frequency of 143kHz 
TABLE I.  EXPERIMENTAL PARAMETERS 
Continuous switching test 
Part Type 
Drain current (ID) 30A 
Bus voltage (Vbus) 190V 
Gate voltage (Vgate) +3V/-18V 
Duty cycle 0.29 
Switching frequency 143kHz 
Junction temperature (Tj) 
22°C (Ambient 
temperature) 
 
It should be noted that the SBPC includes filters aiming to 
filter the high frequency harmonics (values are Lo = 25 µH and 
Co = 1.8 µF). The advantages of including filters inside the 
power module are numerous: the power converter system can be 
made to be more compact, preventing propagation of harmonics 
and EMI, while from an electrical machine perspective, the 
levels of damaging high speed common mode voltage (CMV) 
are drastically reduced, increasing the electrical machine’s 
lifetime. 
V. CONCLUSION 
This paper presents the design, assembling process, and 
electrical switching test of a highly integrated fully SiC power 
module for Electric Vehicles (EV) application. The concept is 
based on a fully integration of all the components including the 
power switches, DC-link capacitors, output filter, gate driver and 
current sensing in one Single Basic Power Cell (SBPC) unit. 
The assembling process of the SBPC has then been presented 
in detail using silver sintering interconnects and the flex PCB 
assembled onto a DBC substrate. Embedded output filter 
components are also assembled on the same DBC substrate 
enabling to be cooled using a shared cooling system with the 
power switches. An electrical switching test at a switching 
frequency of 143kHz was carried out to evaluate the electrical 
performance of the designed and assembled IPM. This shows a 
clean switch with no discernible overshoot and minimal ringing, 
highlighting the effective low inductance design. Further work, 
the electrical test will be performed at the rated power level of 
the integrated power module for high power density application. 
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